

ESD Protection of RF Circuits in Standard CMOS Process

K. Higashi¹⁾, A. O. Adan¹⁾, M. Fukumi¹⁾, N. Tanba²⁾, T. Yoshimasu²⁾, M. Hayashi¹⁾

¹⁾ Design Technology Development Center, IC Development Group, Sharp Corp.,

²⁾ Analog IC Division, IC Group, Sharp Corp.

^{1),2)} 2613-1 Ichinomoto-cho, Tenri, Nara Prefecture, 632-8567, Japan

Abstract: The tradeoffs in the ESD protection device for RFCMOS circuits are described, and the characteristics of an SCR-based ESD structure are presented. The parasitic capacitance of the ESD structure is reduced to ~150fF. 3kV HBM and 750V CDM are achieved in a LNA working at 2.5GHz with NF<4dB, applicable for Bluetooth wireless transceiver.

I. INTRODUCTION

Integration of RF transceiver circuits in core CMOS process is actively pursued [1] in an effort to increase functionality and reduce cost. Adequate Electro-Static Discharge (ESD) protection at high frequencies is a major challenge due to the speed degradation introduced by the parasitic capacitance of the ESD protection device [2, 3]. The conventional diode junction-based ESD protections are not adequate for deep-submicron CMOS due to high breakdown and holding voltages. Furthermore, the conventional I/O pad ESD protection cannot be used for RF devices due to large area and inherent parasitic capacitance.

In Ref.[2], the effect of ESD protection capacitance C_{ESD} was simulated for a 4GHz digital ring oscillator and an Op-Amp, but effects on RF characteristics were not reported. In [3], a diode-based ESD protection was implemented in a 0.35 μ m CMOS process for a 900 MHz LNA with off-chip input matching inductance. However, in both references, Charged Device Model (CDM) ESD stress were not reported. Furthermore, the intrinsic characteristics of the ESD protection devices and their effect on RF characteristics need more investigation.

In this work, firstly, ESD intrinsic characteristics of a SCR-based protection device with a trigger diode [4], which is illustrated in Fig.1, are compared with the conventional Gate-Grounded NMOS (GGNMOS) by Transmission Line Pulse (TLP) test. Next, the tradeoff between ESD strength and parasitic capacitance C_{ESD} is presented. Finally, the effects of the ESD protection device on RF gain, and noise figure of RF transistors and a 2.5GHz LNA are presented.

II. ESD PROTECTION DEVICES CHARACTERISTICS

The experimental evaluation was conducted on a standard 0.25 μ m, 4-level Al-Metal, logic-CMOS process on 10 Ω .cm p-type bulk wafers. The process features twin-wells and shallow trench isolation.

The conventional GGNMOS and the lateral SCR-based [4] devices were evaluated for ESD protection. Both the structures were designed to have approximately the same current handling capability, i.e. same anode size. The I - V curves were measured by the TLP method, which approximates the situation for real ESD conditions. Fig.2 compares the TLP I - V characteristics for both devices. The first breakdown voltages are 8.5V and 9V for the SCR and the GGNMOS, respectively. For the SCR, the holding voltage (V_H) is ~4.0V which is enough to protect the 0.25 μ m transistors. The V_H is lower in the SCR device, which is beneficial for withstanding ESD stress. The superiority of the SCR results in a smaller protection device and less parasitic capacitance.

The main parameter determining the ESD strength is the anode size Wa . Fig.3 illustrates the measured Human Body Model (HBM) and CDM strength of the SCR device as a function of Wa . The ESD strength increases with Wa , nevertheless, the parasitic capacitance C_{ESD} , which is mainly determined by Nwell-Pwell junction capacitance, also increases. The equivalent circuit components (C_{ESD} , R_{ESD}) of the ESD protection structure, during normal operation, were extracted by S-parameters techniques in the 0.1~10GHz range. The relation between C_{ESD} and the SCR size is shown in Fig.4.

From the results in Figs. 3 and 4 it follows that the SCR-based protection device can achieve HBM>1kV and CDM>500V with a C_{ESD} ~100fF.

III. THE EFFECT ON THE RF CHARACTERISTICS OF THE TRANSISTOR

The transition frequency f_T of the MOS transistor is reduced by the parasitic capacitance at the gate,

$$f_T = \frac{g_m}{2\pi(C_g + C_{ESD})} = \frac{f_{Ti}}{1 + \frac{C_{ESD}}{C_g}} \quad (1).$$

Where C_g , g_m and f_{Ti} are the transistor's intrinsic gate capacitance, transconductance, and transition frequency, respectively. The noise factor is also degraded by the f_T reduction,

$$F_{min} \cong 1 + K \left(1 + \frac{C_{ESD}}{C_g} \right) \times \left(\frac{f}{f_T} \right) \times \sqrt{g_m(R_g + R_s)} \quad (2).$$

Where R_g and R_s are the gate resistance and source resistance, respectively. From these relations, it is clear that the degradation of RF characteristics depends on the ratio (C_{ESD}/C_g) , and therefore it would become more significant for small size transistors. Figs. 5 and 6 show the measured transition frequency f_T and the minimum noise figure $NF_{min} = 10 \log(F_{min})$ at 2GHz of the NMOS transistors ($W/L = 300\mu m/0.24\mu m$) without and with a $W_a = 100\mu m$ SCR-based ESD protection device connected between the input gate pad and the GND source pad. The noise figure is reduced by $\Delta NF \sim 0.5dB$ by the effect of the ESD parasitic capacitance. For this structure $(C_{ESD}/C_g) \sim 0.7$ and the f_T and NF_{min} degradations are well explained by (1) and (2).

IV. ESD PROTECTED LOW NOISE AMPLIFIER (LNA)

In this section, the application of the lateral SCR-based ESD protection device to an RF LNA and the effect of the ESD size on the LNA characteristics are presented.

Based on the evaluation results of the unit SCR devices, a low-current consumption 2.5-GHz, $NF < 4dB$ LNA for short-range wireless transceiver applications (Bluetooth, WLAN), was designed. A schematic of the LNA is shown in Fig.7. The input transistor should be as large as possible to minimize the effect of ESD protection device capacitance. In this design, the transistors are $W/L = 300\mu m/0.24\mu m$, which results in a total gate capacitance $C_g \sim 600fF$, consequently, $(C_{ESD}/C_g \sim 1/4)$ for the $W_a = 25\mu m$ ESD protection device. For cost reduction, the matching inductors are implemented on chip, and feature the quality factor $Q \sim 5$.

For ESD protection, (a) minimum size SCR were attached between the RF input pad and ground (P1), and (b) large size SCR's for bias and low-frequency pads. For evaluation, the LNA devices were assembled in QFP-48pin packages

Three designs of the basic LNA were fabricated with and without the input ESD protection. The nominal supply

voltage and current are $V_{dd} = 2.5V$ and $I_{dd} = 5.5mA$. Fig.8 shows the measured gain (S_{21}) versus frequency of the three LNA's. Fig.9 shows the gain and noise figure NF as a function of the ESD device size at 2.5GHz. Due to the parasitic ESD effect, the gain and NF are slightly degraded by $-0.02dB/\mu m$ and $0.01dB/\mu m$, respectively, as the SCR size W_a increases. NF is still $< 4dB$ even for the $25\mu m$ size device.

Fig.10 shows the measured ESD HBM and CDM strengths for the LNA versus W_a . For the $25\mu m$ size device, HBM $> 3kV$ and CDM $\sim 750V$ are met. The layout area of this device is approximately $350\mu m^2$.

V. CONCLUSION

The tradeoffs in the design of the ESD protection device for RFCMOS circuits were described. The degradation of the RF characteristics, by the ESD protection device capacitance C_{ESD} , depends on the ratio of C_{ESD} and input transistor gate capacitance. This ratio must be minimized. Using an SCR-based protection device, the parasitic capacitance of the ESD structure is reduced to $\sim 150fF$. 3kV HBM and 750V CDM are achieved in an LNA working at 2.5GHz demonstrating the feasibility of reliable RF ICs on standard CMOS process.

ACKNOWLEDGEMENT

The authors gratefully thank Drs. H. Kawazoe and K. Fujii for helpful discussions.

REFERENCE

- [1] H. Samavati, H.R. Rategh, and T.H. Lee, "A fully-integrated 5GHz CMOS wireless-LAN receiver", ISSCC Dig. Tech. Papers, pp. 208-209, Feb. 2001.
- [2] H. Feng, K. Gong, and A.Z. Wang, "A comparison study of ESD protection for RFIC's: performance vs. parasitics", IEEE RFIC Symposium Digest, pp. 235-238, Jun. 2000.
- [3] G. Gramegna, M. Paparo, P.G. Erratico, and P. De Vita, "A sub-1-dB NF ± 2.3 -kV ESD-protected 900-MHz CMOS LNA", IEEE J. Solid-State Circuits, Vol. 36, No.7, pp. 1010-1017, Jul. 2001.
- [4] H. Kawazoe, E. Aoki, and K. Fujii, "Area-efficient ESD Protection Design without additional Process Cost in $0.18\mu m$ Salicide CMOS technology," Proc. of 30th European Solid-State Device Research Conf., pp. 516-519, Cork, Ireland, Sept. 2000.




Fig. 1: Structure of the SCR: (a) cross-section, and (b) equivalent circuit.




Fig. 2 Transmission-Line Pulsed I-V characteristics of the SCR ($W_a=25\mu\text{m}$) compared with GGNMOS ($W=30\mu\text{m}$).




Fig. 3(b): SCR size effect on CDM pass voltage, measured in the unit SCR.




Fig. 3(a): SCR size effect on HBM pass voltage, measured in the unit SCR.




Fig. 4: SCR size effect on the equivalent circuit capacitance (C_{ESD}) and resistance (R_{ESD}) of ESD protection device as extracted from the S-parameter of the unit SCR in the 0.1-10GHz frequency range.




Fig. 5: Measured effect of input ESD protection device capacitance (C_{ESD}) on the NMOSFET f_T -vs- I_d .




Fig. 6: Measured effect of input ESD protection device capacitance (C_{ESD}) on the NMOSFET NF_{min} -vs- I_d . V_{b2}




Fig. 7: Schematic of the ESD-protected LNA circuit. P1-P4 indicate the SCR-based ESD protection devices.




Fig. 8: Measured S_{21} -frequency relationship of the LNA circuits with and without SCR's for input protection.




Fig. 9: Measured SCR Size effects on S_{21} and NF in the LNA. (Measurement: 5 points per each size)




Fig. 10: Measured SCR Size effects on HBM and CDM strengths in the LNA. (Measurement: 5 points per each size)